spiinit.c File Reference

SPIデバイスを初期化する。 More...

#include <xinu.h>

Include dependency graph for spiinit.c:

Go to the source code of this file.

Functions
int32	spiinit (struct dentry *devptr)

Detailed Description

SPIデバイスを初期化する。

Definition in file spiinit.c.

Function Documentation

spiinit()

int32 spiinit

(

struct dentry *

devptr

)

Definition at line 14 of file spiinit.c.

References am335x_padctl, AM335X_PADCTL_PEN, AM335X_PADCTL_PUP, AM335X_PADCTL_RXTX, AM335X_PADCTL_TX, spi_csreg::ch, spi_csreg::chconf, spi_csreg::chctrl, dentry::dvminor, spi_csreg::modulctrl, OK, SPI_0_ADDR, SPI_0_PADCTL_CS0, SPI_0_PADCTL_D0, SPI_0_PADCTL_D1, SPI_0_PADCTL_SCLK, SPI_1_ADDR, SPI_1_PADCTL_CS0, SPI_1_PADCTL_D0, SPI_1_PADCTL_D1, SPI_1_PADCTL_SCLK, SPI_CHCONF_CLKD, SPI_CHCONF_DPE1, SPI_CHCONF_EPOL, SPI_CHCONF_FORCE, SPI_CHCONF_IS, SPI_CHCONF_WL, SPI_CHCTRL_EN, SPI_MODULCTRL_SINGLE, SPI_SYSCONFIG_SOFTRESET, SPI_SYSSTATUS_RESETDONE, spi_csreg::sysconfig, and spi_csreg::sysstatus.

{
    struct spi_csreg *csrptr; /* SPI control and status regs    */

    /* Set the CSR address and the pads */

    if (devptr->dvminor == 0)
    {
        csrptr = (struct spi_csreg *)SPI_0_ADDR;
        am335x_padctl(SPI_0_PADCTL_SCLK, AM335X_PADCTL_PEN |
                                             AM335X_PADCTL_PUP |
                                             AM335X_PADCTL_RXTX |
                                             0);
        am335x_padctl(SPI_0_PADCTL_D0, AM335X_PADCTL_PEN |
                                           AM335X_PADCTL_PUP |
                                           AM335X_PADCTL_TX |
                                           0);
        am335x_padctl(SPI_0_PADCTL_D1, AM335X_PADCTL_PEN |
                                           AM335X_PADCTL_PUP |
                                           AM335X_PADCTL_RXTX |
                                           0);
        am335x_padctl(SPI_0_PADCTL_CS0, AM335X_PADCTL_PEN |
                                            AM335X_PADCTL_PUP |
                                            AM335X_PADCTL_TX |
                                            0);
    }
    else
    {
        *((uint32 *)0x44E00050) = 0x2;
        csrptr = (struct spi_csreg *)SPI_1_ADDR;
        am335x_padctl(SPI_1_PADCTL_SCLK, AM335X_PADCTL_PEN |
                                             AM335X_PADCTL_PUP |
                                             AM335X_PADCTL_RXTX |
                                             3);
        am335x_padctl(SPI_1_PADCTL_D0, AM335X_PADCTL_PEN |
                                           AM335X_PADCTL_PUP |
                                           AM335X_PADCTL_TX |
                                           3);
        am335x_padctl(SPI_1_PADCTL_D1, AM335X_PADCTL_PEN |
                                           AM335X_PADCTL_PUP |
                                           AM335X_PADCTL_RXTX |
                                           3);
        am335x_padctl(SPI_1_PADCTL_CS0, AM335X_PADCTL_PEN |
                                            AM335X_PADCTL_PUP |
                                            AM335X_PADCTL_RXTX |
                                            3);
    }

    /* Reset the SPI device */

    csrptr->sysconfig |= SPI_SYSCONFIG_SOFTRESET;
    while ((csrptr->sysstatus & SPI_SYSSTATUS_RESETDONE) == 0)
        ;

    /* Put the device in single channel mode */

    csrptr->modulctrl = SPI_MODULCTRL_SINGLE;

    /* Set the default frequency and CS level */

    csrptr->ch[0].chconf = SPI_CHCONF_CLKD | SPI_CHCONF_EPOL |
                           (SPI_CHCONF_WL & 0x00000380) |
                           SPI_CHCONF_DPE1 | SPI_CHCONF_IS |
                           SPI_CHCONF_FORCE;

    /* Enable the channel */

    csrptr->ch[0].chctrl |= SPI_CHCTRL_EN;

    return OK;
}